Log inSign up
LANGUAGE en
Menu
STOREE-ReadingHelp centerContactsDelivery chargesABOUT US News
SEARCH
0
Total price
0 EUR
PRICES include / exclude VAT
Homepage>IEC Standards>IEC 63011-1:2018 - Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology
Sponsored link
download between 0-24 hoursReleased: 2018-11-28
IEC 63011-1:2018 - Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

IEC 63011-1:2018

Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

Circuits intégrés - Circuits intégrés tridimensionnels - Partie 1 : Terminologie

Format
Availability
Price and currency
English/French - Bilingual PDF
Immediate download
88.00 EUR
English/French - Bilingual Hardcopy
in stock
88.00 EUR
Standard number:IEC 63011-1:2018
Released:2018-11-28
Language:English/French - Bilingual
DESCRIPTION

IEC 63011-1:2018

IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.

Print